2DFF synchronizer output was determined to be a clock by timing analyzer

Hello everyone, I'm the newbie in FPGA. I want to design a frequency counter, so the design will involved some CDC problem. Therefore, I used FIFO(I use the quartus fifo ip) and 2DFF synchronizer i...