2D array with different number of elements

Is it possible to have this array in VHDL? [i][j] = [1][sample1, sample2, sample3] [2][sample1, sample2, sample3, sample4, sample5] [3][sample1, sample2] It seems like [j] dimension...