Altera_Forum
Honored Contributor
15 years ago10.0 Schematic Entry Broke
If you use blocks and bundles and a third party verilog simulator as I do. Stay away from 10.0 for schematic entry. Do the entry in an early version and use 10.0 for compile only. I have been reporti...