Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

.sdc file for simple IO Ports

Hello all I am developing a pure custom VHDL project that has an external clock that gets PLLed to a faster clock inside the system and from then on the fast clock is used. This clock is not pr...