Forum Discussion

AEsqu's avatar
AEsqu
Icon for Contributor rankContributor
3 years ago
Solved

.ip/.qip PLL how to disable sdc generation?

Hello, When I create a PLL IP via Quartus (22.4 pro), It also creates .sdc constraint for it which clashes with my .sdc constraint (duplicate point, not possible to set as async group ..). I could...
Platform
  • RichardT_altera's avatar
    RichardT_altera
    3 years ago

    Unfortunately, we don't have a notification system in place. However, I can provide you with a ticket ID [15013771573] so that you can submit a new case and get an updates on this enhancement request status from the respective agent. This will allow you to inquire about the status of the request, whether it is planned, implemented, or rejected. I suggest requesting an update after approximately one year or so.

    It's worth mentioning that there is a backlog of enhancement requests on the engineering side, and resources are limited. This is the reason for the extended timeframe required.

    Thank you for your understanding.


    Best Regards,

    Richard Tan


RichardT_altera's avatar
RichardT_altera
Icon for Super Contributor rankSuper Contributor
3 years ago

Thank you for acknowledging the solution provided. I'm glad to hear that your question has been addressed. Now, I will transition this thread to community support.

If you have any further questions or concerns, please don't hesitate to reach out.

Thank you and have a great day!

Best Regards,

Richard Tan

p/s: If you find any answers from the community or Intel Support to be helpful, we encourage you to mark them as the best answer or rate them 4/5 in the survey.