Altera_ForumHonored Contributor13 years agoWhy Vectored Interrupt Controller IRQ -1 ? Hello Friends i have added Vectored Interrupt Controller and generate the BSP but system.h reflect that VIC IRQ is -1 /* VIC configuration */ #define ALT_MODULE_CLASS_VIC altera_vic #def...Show More
Recent DiscussionsNios V/m JTAG run‑control HALT fails — Debug Module healthy, hart never haltsSysID TimestampMultiple NIOS V ImplementationSolvednot able to use multiple niosV cores at the same timeImplementing many Nios® V cores on Agilex™ 7