Forum Discussion
Altera_Forum
Honored Contributor
11 years agoWhat's the difference between an Avalon MM Master and an Avalon MM Slave
I need to design an Avalon MM IP component that allows software running on the HPS of a Cyclone V FPGA to access an external comms chip and an SRAM chip. The comms chip has a memory mapped register s...
Altera_Forum
Honored Contributor
11 years agoThanks for that Ted, it's very useful. I'll start designing my Avalon MM Slave component.