Forum Discussion
Altera_Forum
Honored Contributor
21 years agoVersion 2.6 Won't load SMSC 91C111 driver
Am using Nios v 1.1 and Microtronix uClinux 2.6
I have LAN91C111 support compiled into the kernel however, when booting the kernel, the SMSC driver is not loading or initializing the MAC. I am getting no messages whatsoever from the driver as the kernel boots and I see no activity on the control lines to the SMSC chip. The SMSC driver in the previous version, running under Nios I, works just fine. If I receive ANY kind of a response to this inquiry, it would be GREATLY appreciated! I would appreciate it even more if I could get any kind of information that might lead to a solution. Here is the output of the kernel boot with 91C111 support compiled in uClinux/Nios II Altera Nios II support © 2004 Microtronix Datacom Ltd. setup_arch: No persistant network settings signature at 047F0000 Built 1 zonelists Kernel command line: root=/dev/mtdblock0 ro PID hash table entries: 512 (order: 9, 8192 bytes) Dentry cache hash table entries: 16384 (order: 4, 65536 bytes) Inode-cache hash table entries: 8192 (order: 3, 32768 bytes) Memory available: 62880k/65536k RAM, 0k/0k ROM (1601k kernel code, 323k data) Mount-cache hash table entries: 512 (order: 0, 4096 bytes) NET: Registered protocol family 16 NIOS serial driver version 0.0 ttyS0 (irq = 3) is a builtin NIOS UART Serial: JTAG UART driver $Revision: 1.3 $ ttyJ0 at MMIO 0x848349c0 (irq = 0) is a jtag_uart RAMDISK driver initialized: 16 RAM disks of 4096K size 1024 blocksize loop: loaded (max 8 devices) smc_probe: 25000 Khz Nios Using anticipatory io scheduler INFTL: inftlcore.c $Revision: 1.3 $, inftlmount.c $Revision: 1.3 $ Altera NDK flash (AMD): Found 1 x8 devices at 0x0 in 8-bit bank Amd/Fujitsu Extended Query Table at 0x0040 Altera NDK flash (AMD): CFI does not contain boot bank location. Assuming top. number of CFI chips: 1 cfi_cmdset_0002: Disabling erase-suspend-program due to code brokenness. cmdlinepart partition parsing not available RedBoot partition parsing not available Using Altera NDK partition definition Creating 4 MTD partitions on "Altera NDK flash (AMD)": 0x00200000-0x00600000 : "romfs/jffs2" 0x00000000-0x00200000 : "loader/kernel" 0x00600000-0x00700000 : "User configuration" 0x00700000-0x00800000 : "safe configuration" Using configured DiskOnChip probe address 0x4830000 DiskOnChip Millennium Plus found at address 0x4830000 No flash chips recognised. NET: Registered protocol family 2 IP: routing cache hash table of 512 buckets, 4Kbytes TCP: Hash tables configured (established 4096 bind 8192) NET: Registered protocol family 1 NET: Registered protocol family 17 VFS: Mounted root (romfs filesystem) readonly. Freeing unused kernel memory: 52k freed (0x1c2000 - 0x1ce000) expand: from=/ramfs.img to=/dev/ram0 expand: from=/ramfs.img to=/dev/ram1 /bin/boa: not found /etc/issue www.microtronix.com July 2004 Welcome to Linux on the Nios II Nios2 login:2 Replies
- Altera_Forum
Honored Contributor
Is your nios configured with a 91C111 interface?
- Altera_Forum
Honored Contributor
Hi!
Yes, I have instantiated the LAN91C111 interface in my Nios2 project as used on the Altera / Microtronix evaluation boards. In my original Nios1 design, I had renamed this interface to "enet" and all was well in conjunction with the Microtronix 1.3 dist. In version 2.6 however, I was running into the problem as noted in my last message. I have discovered a couple of days ago that the names given to the interfaces in SOPC Builder are not always read and / or redefined properly by the Microtronix scripts. For example, I had named my system timer "timer0" and ran into kernel compile errors until I renamed it to something else. I suspected that I had a similar problem in naming the LAN interface so I renamed the interface back to the default (LAN91C111_0), recompiled and reloaded the Nios and kernel and............ it now works fine. Please note that I only renamed the SMSC interface... I did not actually delete and reinstantiate it. After working around this one, I discovered another bug having to do with Nios SPI support in this kernel. More details on this by Monday. Nick