Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Verifying EPCS images

QII4.1SP1 I have both an EPCS header and a Jtag header which allows me to use sof, pof or jic. The sof and pof files are default outputs of Quartus. The jic file is produced from the defaul...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

I believe you can examine the contents of EPCS; you may have to play around a bit. The idea is to do an "examine" and then File --> Save as (although I'm probably not 100% correct on this -- I'd imagine there is some Quartus literature that explains it).

One other thing that comes to mind (but not explained by the similar sizes you report): In the quartus covnert programming files tool you can optionally turn on/off FPGA bitstream compression when creating your JIC file. I believe you have to select the FPGA-configuration and then hit the properties button to display this dialog. This would indeed change the configuration data significantly.