Altera_ForumHonored Contributor11 years agoVariable Precision DSP in Arria V Devices hey folks, I am new to altera stuff. I am porting my design from xilinx devices to altera devices. In that process am facing problems with DSPs porting. I am not finding dsp in altera similar...Show More
Altera_ForumHonored Contributor11 years agobut unless you register the adder output, you're going to get poorer fmax.
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails