Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Using the 3.3V Proto-Card Pins On Nios Board

hi, I'm using the @ltera Nios Developement Board, with the Apex20K200E FPGA onboard, for SoC design implementations. Can anyone confirm that for the 3.3V proto-card pins to be used a...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

To all:

JP11, 12, 13 "are golbally enabled by APEX device I/O ping v7 " from NIos Embeded processor Development board "DATA SHEET" . So pin V6 is connected to pin38 of JP11 in 5V Expansion and BE# in Switchs .

And pin_V6 is connected to pin38 of JP8 in 3.3V Expansion.

Hi, kkluge, do you agree with me?