Altera_ForumHonored Contributor13 years agousb can anyone send me a verilog/vhdl code to implement usb......
Altera_ForumHonored Contributor13 years ago --- Quote Start --- http://i3.kym-cdn.com/entries/icons/original/000/007/423/untitle.JPG --- Quote End --- Best ever reply, you deserve reputation points
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails