--- Quote Start ---
originally posted by rau+oct 24 2005, 09:16 am--><div class='quotetop'>quote (rau @ oct 24 2005, 09:16 am)</div>
--- quote start ---
1> the uart rs232 available in sopc are without fifo is it possible to add fifo by modifying the same uart core[/b]
--- quote end ---
that uart's code is generated on-the-fly by the sopc builder, so you could modify it, but it would be tricky, and you'd have to figure out a way to keep your changes from being overwritten when the sopc gets regenerated. good luck there.
--- quote start ---
originally posted by rau@oct 24 2005, 09:16 am
2> if not is there any other sopc ready uart_fifo core available as free ip
--- quote end ---
not that i'm aware of. there are free cores, and cores that integrate with sopc builder, but not both.
--- quote start ---
originally posted by rau@oct 24 2005, 09:16 am
3> if not is it possible to get estimate of
- le utilization without modem control logic
--- quote end ---
usually the ip data sheet gives some clue to this.
--- quote start ---
originally posted by rau@oct 24 2005, 09:16 am
- is it necessary to write device driver for the same
--- quote end ---
maybe. assume it's going to need a driver unless you can find one out there already.
--- quote start ---
originally posted by rau@oct 24 2005, 09:16 am
- apprx how much design time it will take to
design hdl uart, device driver for a single person?
--- quote end ---
a while. this depends on many unmeasurable factors, so i couldn't give you a number. but it won't be easy.
<!--quotebegin-prasad_forums@Oct 26 2005, 01:03 AM
i think in sopc builder when we instantiate uart
we get tab which asks for fifo size as it is in built.
<div align='right'><{post_snapback}> (index.php?act=findpost&pid=10579)
--- quote end ---
--- Quote End ---
Really? I've never seen that. However, I've only used the Nios2 Altera UART, not any other core. Maybe you're thinking of the JTAG UART?