Altera_ForumHonored Contributor11 years agoTwo processors with onchip memory Hi, I am developing a project with two processors and I'm just trying to send data from pc to master cpu through uart and then from master send that data to slave cpu and then back to pc thoug...Show More
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails