tristate slave component

You can create an avalon tristate interface without specifying a HDL file, and there is no need for external signals.

It is enough to place avalon bus signals (clk, chipselect, address, data, read, write). The signals should be specified as input output or bidirectional. I do not know which signals should have which direction, but you should get an error if you do it wrong. In this case all the signals with the exception of clk should be placed on the SOPC symbol.

IzI