Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

TCM speed advantage over onchip RAM?

(Please excuse if my ignorance of cache and bus technologies shows through my question) My NIOS FPGA application only uses on-chip RAM for code and data storage (no ext mem). Is there any spee...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Using tightly coupled memory also saves you allocating resources to the caches.

You'll still need a minimal instruction cache if you are using the jtag loader.