Altera_ForumHonored Contributor19 years agoSystem not generating with 2 clock sources Hi folks, I am having a problem when trying to use two PLL’s on my Cyclone II EP2C35in SOPC builder. I have one 100MHz PLL derived from a 50 MHz oscillator and another 10Mhz PLL derived from th...Show More
Recent DiscussionsNIOS II "Verify failed" for on-chip memory 128kError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolved