Surprised to get "converted into an equivalent circuit" warning

Hi Folks- I have a Verlog delay line module that seems straightforward and seems to work when I simulate it using ModelSim and when realized on my Cyclone II FPGA. I always get warning 13310 f...