SOPC Builder board description tool

--- Quote Start ---

originally posted by keijo@Nov 17 2005, 12:35 PM

i made a service request when i encountered the same problem. their reply was that it looks like a bug sopc builder and they are investigating the problem. i am going to use 5.0 until a solution comes up.

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=11025)

--- quote end ---

--- Quote End ---

Did Altera ever answer your service request ? Did everything work when you used with quartus 5.0 ?

--- Quote Start ---

originally posted by nico_rami@Nov 15 2005, 05:24 PM

help me !!!! no fae in france.

i used the new quartus 5.1 and its new tool to create board description files. i wrote my own netlist : my example was the netlist file for the ep1c20 evaluation board. i used this new description board and when i generate my nios, i have an error : " can&#39;t parse class ptf..... ".

i verified all the files and registers and all seem to be ok. my "class.ptf" file exist but the generator program for epcs or cfi module did not run succesfully.

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=11004)

--- quote end ---

--- Quote End ---

Hi Nico_Rami,

Can you post the errors you got during generation? It will help us better understand what type of errors you have encountered. Just cut and paste the generation output.

Here is my guess to what may be happening -

if you are getting and error with "reference designator" for the EPCS or CFI then what you need to do is make sure that the SOPC builder component is pointing to the Flash component name defined in the board discription file. i.e. if the EPCS component is pointing to a reference designator called "U5" but in your board discription called the EPCS device "U8" or "my_epcs_controller" then you have to make sure your system flash component is pointing to the right memory chip on the board. (To edit a component double click on the component or right click -> Edit... the SOPC Builder component)

Other things you should be aware of - the flash flow and pins flow in the board discription editor:

http://www.altera.com/literature/hb/qts/qts_qii54015.pdf (http://www.altera.com/literature/hb/qts/qts_qii54015.pdf)

There is also bug in the flash flow of the board disciption editor as outlined in the 5.1 eratta:

http://www.altera.com/support/ip/processor...ware.html#flash (http://www.altera.com/support/ip/processors/nios2/er/51/software/ips-niosii-51-er-software.html#flash)

That bug in the 5.1 errata has been fixed in the Quartus II service pack 1 and Nios II service pack 1. Go to the altera support download center to get both service packs.

https://www.altera.com/support/software/dow...oad_center.html (https://www.altera.com/support/software/download/sof-download_center.html)

I hope this helps.

Regards,

-ATJ