Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

SOPC Avalon Timing

Hi ,

When I add a component to my system using SOPC Builder , I am not sure of what values I should enter for Avalon Timing (Setup , Read Wait , Write Wait , Hold , Read latency).

How can I determine the exact values for these parameters ?

Thank you,

Quan

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    hello quan1328

    first it depends if it's an external component.

    if yes, then you must have a look into the datasheet and timing

    for this component.

    if it is an internal component, then you determine the timing with your

    vhdl or verilog code.

    for internal components, i use the waitrequest avalon signal to handle

    the timing. then you don't have to enter the avalon timing values.

    e.g. reading a register from an internal component requires e.g. 1 clock cycle,

    while reading from a fifo or other ram component normally needs 2 or 3

    clock cycles.

    see 3.2.2 Slave Read Transfer, Wait states

    http://altera.com/literature/manual/mnl_avalon_spec.pdf (http://altera.com/literature/manual/mnl_avalon_spec.pdf)
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    originally posted by fischer@Aug 17 2006, 11:32 PM

    hello quan1328

    first it depends if it's an external component.

    if yes, then you must have a look into the datasheet and timing

    for this component.

    if it is an internal component, then you determine the timing with your

    vhdl or verilog code.

    for internal components, i use the waitrequest avalon signal to handle

    the timing. then you don't have to enter the avalon timing values.

    e.g. reading a register from an internal component requires e.g. 1 clock cycle,

    while reading from a fifo or other ram component normally needs 2 or 3

    clock cycles.

    see 3.2.2 slave read transfer, wait states

    http://altera.com/literature/manual/mnl_avalon_spec.pdf (http://altera.com/literature/manual/mnl_avalon_spec.pdf)

    <div align='right'><{post_snapback}> (index.php?act=findpost&pid=17685)

    --- quote end ---

    --- Quote End ---

    Hi Fischer,

    I am reading the pdf you suggested .

    Thank you very much,

    Quan