Forum Discussion
Altera_Forum
Honored Contributor
19 years agoProblem Solved.
Solution: Clock in bus data at appropriate time (incorrectly clearing my avalon 'read' signal asyncronously, which was also used to clock data into read registers).