Forum Discussion

Honored Contributor

10 years ago

Simple familly and package to run a NIOSII softcore at a non critical design

I´m planning to create a new design composed of a CPU unit added with the usual resources ( timers, program and data memories, etc... ), including some built-in peripheral modules, such as 1 Ethernet...

Altera_Forum

Honored Contributor

10 years ago

hi flz47655,

Thanks again for the support you gave up to now, but I wish to ask one more question: Do you think the part bellow could fit to the requirements for the project specified above, or is somewhat oversized ?

specifications (http://br.mouser.com/productdetail/altera/ep4ce22e22c8n/?qs=%2fha2pyfadui%252b0ei1v0dnm49ekwnsn%2f2oqz2sv7yn8zqi4qdwehzkfw%3d%3d#spec)

Thanks

Forum Discussion

Simple familly and package to run a NIOSII softcore at a non critical design

Recent Discussions

Nios V Logic Element not include

Ashling IDE scripted project creation

NIOS SDK SBOM/FOSS info

JTAG_UART stuck in printf

Recommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)