Forum Discussion

Honored Contributor

11 years ago

Share variables between verilog file and niosII application file(.c file)

Hello, I am trying to do a small concept where in I have created a project on DE2-115 board. In the same project, I have also implemented niosII processor and written a simple program to toggle th...

Altera_Forum

Honored Contributor

11 years ago

First of all you must wrap SharedVar into an Avalon slave

Then create the sopc/qsys MM slave component

Add it to your sopc system (here's you define the base address to be used in C code) and rebuild

Here you find a complete template provided by Altera:

http://www.altera.com/support/examples/nios2/exm-avalon-memory-slave.html

Forum Discussion

Share variables between verilog file and niosII application file(.c file)

Recent Discussions

Recommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)

NIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)

USING SIGNAL TAP TO MONOTOR AVALON_BUS WITH NIOS DESIGN

DK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails

NIOS does not start after SW download (timing issue?)