seperate memories for data and instruction masters?

you would think altera would be pushing this approach or at least mentioning it in their documentation. Maybe this is where tightly coupled memories come into play. I have read through their optimization doc and they never mention putting seperate on chip mems for data and instructions. And tightly coupled memory sounds like a pain since you have to be explicit about which functions get put into the fast section....