Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

SDRAM for program code

HI (again) I’m bulding a multiprocessor system with 2 cpu’s, using 2x Jtag Uart, SDRAM for program memory and 2x onchip memory blocks for rwdata and a dualport memory for communication between...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Is Quartus telling you it can't pack all the signals or just a few? Also what optimizations do you have turned on in the Synthesis and Fitter options?

Basically it's telling you that it couldn't locate those registers "beside" the I/O pin. If those warnings are acompanied by any more info I would look into that as well.