Running SDRAM at double speed

I currently have a NIOS1 design (but I think this will apply to NIOS2 as well) running at 60MHz, with 16 MB SDRAM. The internal SOPC clock is PLL-ed to 60MHz and the E0 output (also 60 MHZ) is ...