Forum Discussion
Altera_Forum
Honored Contributor
12 years agoThe altsyncram component has input and output registers. This means that when you assert an address, the output data (q) does not update for two clocks.
Cheers, DaveThe altsyncram component has input and output registers. This means that when you assert an address, the output data (q) does not update for two clocks.
Cheers, Dave