Altera_Forum
Honored Contributor
12 years agoROM using altsyncram: timing question
Hi,
Another newbie question. I have a simple ROM attached to my CPU, courtesy of altsyncram, and initialised using a .HEX file. All works, both in simulator and in the chip. My VHDL defaults the ROM address to 0 at powerup. But the simulation suggests that it takes a few clock cycles before q is loaded with the contents of address 0. Is this correct, or am I misunderstanding the simulation? Thanks, Mark