Altera_ForumHonored Contributor21 years agoRequired Timing Assignments for SDRAMs Hello, Currently I’m working with a custom board which is equipped with a Cyclone EP1C12Q240C7 and two 128Mb SDRAMs from Micron (16bit, 48LC8M16A2-75). There’s also some other stuff on the boar...Show More
Altera_ForumHonored Contributor21 years agoDo u use SDRAM componets in SOPC to connect the SDRAM chip?
Recent DiscussionsJTAG_UART stuck in printfNIOS SDK SBOM/FOSS infoNiosV µC/OS-IIRecommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)AshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"