Thanks Scott.
Turning on "slow slew rate" didn't make much of a difference.
I explored a bit further and discovered the current limit control - Assignment Editor - Logic Options - I/O Features - Assignment Name "Current Strength" - Value "Minimum Current".
The "output pins" section indicates the current limit changed to 4mA (was 24mA).
Using this reduced signal products around 50-100 MHz by 3dB.
Slugging the output pin with 33pF further reduced those signal products by a further 3dB, and "eradicated" those above 100MHz.
http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/biggrin.gif