Forum Discussion
ASubr1
New Contributor
7 years agoQsys interconnect
I have a Nios II processor system with my own Qsys component which to monitor data memory access. The component has one slave (s1) (Nios data master is connected here) and one master (m1) (slave port...
Ahmed_H_Intel1
Frequent Contributor
6 years agoCan you share with us which errors been solved and which not?