Altera_ForumHonored Contributor13 years agoQSYS custom component signal parameter error I'm creating a QSYS component with parameterized address and data bus widths using the 12.0 toolpath. The parameters come up fine, but the signals show -1 as their widths, and the component err...Show More
Recent DiscussionsAshling IDE scripted project creationNios V Logic Element not includeNIOS SDK SBOM/FOSS infoJTAG_UART stuck in printfRecommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)