Altera_ForumHonored Contributor13 years agoQSYS custom component signal parameter error I'm creating a QSYS component with parameterized address and data bus widths using the 12.0 toolpath. The parameters come up fine, but the signals show -1 as their widths, and the component err...Show More
Recent DiscussionsNIOS II "Verify failed" for on-chip memory 128kTest PostError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolved