Forum Discussion
Altera_Forum
Honored Contributor
7 years agoI am having the same problem. I tries to a make a new component base don a VHDL design using Qsys. However, the Component Editor displayed an error "top level module does not contain any signals"