Pseudo code for finding optimum pll values

<div class='quotetop'>QUOTE (agdepus @ Aug 20 2009, 02:22 PM) <{post_snapback}> (index.php?act=findpost&pid=23537)</div>

--- Quote Start ---

Does anyone have any pseudo code or c code for finding the PLL params for dynamic reconfiguration?[/b]

--- Quote End ---

Try looking in the Quartus simulation library for the altpll;

quartus/eda/sim_lib/altera_mf.vhd

There&#39;s a bunch of calculations in there that check for valid settings,

so you can probably use those for your design.

Alternatively, you can use the MegaWizard to setup the parameters

and then generate a .mif file. That file will contain the valid bit

settings. AN367 has the valid settings for the Stratix II device PLLs.

Cheers,

Dave

(who just happens to be playing with the altpll scan chain today)