Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

problems with debug Nios

I have created the project in SOPC Nios + onchip_ram + jtag_uart + two pio_led + external IRQ + timer + pll + C code. This project with Nios works, all OK. Debug in the IDE works too. After that I in...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

my design hasnot special timing constraints.

--- Quote End ---

Almost every design has timing constraints. You must constrain your design to be sure that it can run at the frequency you use.