Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Problem with the new Nios II 1.1 release

Hello, Altera has released Nios II 1.1 for Quartus II 4.2. I downloaded the evaluation version and installed it. After generating the new system in SOPC Builder and synthesizing the system in Q...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

After installing quartus 4.2 web edition together with NIOS II 1.1, I've figured out what happened. I've created now a CPU with two shared avalon slaves:

- a SRAM interface 256K x 32 (Memory with 18xAddr, 32xData, CS, RD, WR, 4xBE)

- a Port interface 1k x 8 (Register 9xAddr, 8xData, CS, WR)

With the new version of NIOS II (1.1) a 8-Bit register slave uses the same address scheme as a 32-bit register. Byte accesses to offset 0, 1, 2 and 3 always result in an access to address 0. So every software address has to be multiplied by 4.

This behaviour differs from previous NIOS versions, where avalon slaves with byte width are accessed in steps of one.

niosIIuser, could this perhaps be also your problem ?

Regards

Mike