Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Problem with the new Nios II 1.1 release

Hello, Altera has released Nios II 1.1 for Quartus II 4.2. I downloaded the evaluation version and installed it. After generating the new system in SOPC Builder and synthesizing the system in Q...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Hello Jesse,

Thanks for your response. Unfortunately I do not have a copy of my Quartus 4.2 / NIOS2 V1.1 compilation. After these problems I've done everything to get rid of it and restored my previous environment (Quartus 4.1 SP2 and NIOS II V1.01) . But I did not see that the size of the address bus had changed. The problem arose in a small peripheral interface while the size of the address bus was set by a 1MByte SRAM. I remember, when debugging with signal tab, the state of the address bus showed the correct value when I swapped the bit order of A[6..0] to reverse (LSB on Top, MSB on Buttom). So I think, that anywhere during compilation a wrong bit order occured. This interface originally was created as 'Interface to User Logic' and then rebuilt with 'Create New Component'.

I have now installed a Quartus 4.2 Web edition / NIOSII V1.1 on a notebook and will try to isolate this issue in the next days.

Regards

Mike

niosIIuser, could you check, if an access to any specific address really generates this address ?