Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Problem with the new Nios II 1.1 release

Hello, Altera has released Nios II 1.1 for Quartus II 4.2. I downloaded the evaluation version and installed it. After generating the new system in SOPC Builder and synthesizing the system in Q...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
21 years ago

Hi niosIIuser,

Yes, I had the same problem.

After updating to NIOS II V1.1 and recompiling my design, all shared avalon slaves had their own read_n / write_n pair even if sharing was selected.

( see thread (http://www.niosforum.com/forum/index.php?act=st&f=17&t=820) )

This could be solved by additional OR/AND gates. But the main problem was, that sub addresses of user logic blocks were scrambled. It looked as if some address lines were internally swapped. I checked this also with signal tap. So accessing a peripheral at a specific address offset results in an access to a quite other location (The base addresses were OK). I deinstalled V1.1 so I cannot figure out more details.

Mike