Problem with a pll

i have a new prototype of my own board with a 2c20-8 inside, at 49Mhz. testing the sdram, i found the pll lose cycles, and the clock signal to the sdram is erroneus (the high time is double than t...