Forum Discussion
Altera_Forum
Honored Contributor
16 years agoWith a new hardware design, you should debug the hardware first. Add a small loop reading writing the CF registers. You can use signaltap to verify the io timing.
- HippoWith a new hardware design, you should debug the hardware first. Add a small loop reading writing the CF registers. You can use signaltap to verify the io timing.
- Hippo