Forum Discussion
Altera_Forum
Honored Contributor
19 years agoYou do not need clock domain crossing, since SOPC should automatically add wait cycles for SRAM access.
But 125MHz seems too much for a Nios processor with more than two components on the Avalon bus, you are probably over clocking it and should check the timing report after compilation, to see if timing requirements were met. IzI