Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Problem Running Nios II Design Standalone

Normally I use HDL for everything, but I’m trying to move into soft processor and SoC design. I created a Quartus/Qsys project to run the Nios II Binary Count example code project on a DE0-Nano devel...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Note that you can put the JTAG UART back in the QSys project and just set stdout/stderr to none in the BSP settings. That way if you ever need to debug your project, you just need to change the bsp settings and don't need to recompile the QSys and Quartus projects.