Altera_ForumHonored Contributor19 years agoProblem in using Avalon_Tristate_slave... Hello, I am currently using " Altera Stratix 1S10 Development Kit". In SOPC Builder, I wanted to connect my User Logic to Nios Processor through Avalon_Tristate_slave. The Entity Inte...Show More
Altera_ForumHonored Contributor19 years ago --- Quote Start --- originally posted by hippo@Jun 6 2006, 06:32 PM is your user login on the fpga or on another chip? --- Quote End ---
Recent DiscussionsNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery failsWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS V: Systick based timeouts not available when using internal timerSolvedAshling RISC Free IDE fails to download ELF file