--- Quote Start ---
I try to find the Debug/memtest.elf, but I didn't find that.
Is it in your <Software Project Directory>/Debug/memtest.elf, but i dont think you can do any thing even if you can find it.
The error above (Memory map is not consistent with memory image file) tell you that the system in your FPGA (your sof file) is not match with your memtest project.
In your original error: Verify failed between address 0x1000000 and 0x100BC17
This line means that the debug monitor(Jtag debug module) was already up and running. When it try to download the machine code (your elf) into the memory located at address above, it fail to write to it.
I would suggest that you:
- Open up your system in Sopc Builder and check which memory located at address above, what memory are you using. (And which board your are using for this project)
- Check and make sure that the pin assignment for the memory above is correct.
--- Quote End ---
Sorry,I still have the same problem.
"using cable "usb-blaster [usb-0]", device 1, instance 0x00 pausing target processor: ok reading system id at address 0x02021038: verified initializing cpu cache (if present) ok downloading 04000000 ( 0%) downloaded 53kb in 0.9s (58.8kb/s) verifying 04000000 ( 0%) verify failed between address 0x4000000 and 0x400d21f leaving target processor paused" I have been checked the memory address and Pins, and I mapped the address to other one. So, could you tell How to check the memory address is workable?? Thank you very much.
My board is DE2. The Chip is EP2C35F672C6. Thank you.
And the figure is my sopc builder design
Honored Contributor
