Forum Discussion
Altera_Forum
Honored Contributor
15 years agoIf you don't do pipelined transfers you should remove the readdatavalid signal.
If you don't have variable delays either, you should remove the waitrequest signal and just reply to a read request on the clock cycle following the request. In the component editor just check that the read delay is 1 (which is the default value).