Altera_ForumHonored Contributor21 years agoPreparing environment for production department When we released our first board with Cyclone FPGA we had two JTAG connectors populated on the board: one for directly programing serial eeprom and the second for directly accessing FPGA chip (for de...Show More
Recent DiscussionsNIOS II "Verify failed" for on-chip memory 128kTest PostError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolved