:( i have a problem.....my project need to use sdram on de2 board altera...but i dont know to use sdram......some master help me.... i use sopc to configure a sdram controler on my system...... but i dont know to program c to access it.....i mean to read or write on sdram through sdram interface or anything.... thank so much......

Read literature. Use DMA or SGDMA for memory transfers. Check alterawiki.com for examples.

My best advice is to take a look at DE2 examples. Anyways, it depends a lot on how do you want to access the DDR: - do you want to read/write it from a custom IP/design you are developing or do you want to access it from a NIOS softcore? In the case of NIOS things might be easier, you just need to add the SDRAM controller to the SoPC and map to NIOS memory space. In the case of a custom IP core, it depends a lot on the design. My best advice would be to develop your IP core as an Avalon MemoryMapped Master, and take advantage of the Avalon bus infrastructure to use the sdram controller. DMA is not mandatory, and I would suggest to introduce it later and start with a simple design, maybe just a NIOS processor, the SDRAM and a PIO for leds. Just another advice: rember that, in order to let the SDRAM work correctly, you must use a PLL which anticipates the phase of the clock going to the sdram in order to compensate transmission delays. So considering, for instance, that you want to run your design @ 100 MHz, you must introduce a PLL which outputs two clocks: - c0, 100 MHz, Ph: 0 degrees: the clock that you will use INSIDE the FPGA and that will clock the cpu, the SDRAM controller, and the other SoPC peripherals - c1, 100 MHz, Ph: -65°: the (anticipated) clock that you will output to the DRAM_CLK pin (be aware not to connect to anything inside the design, just to the output pin) Anyway the best advice is to read getting started manuals inside the DE2 CDrom Regards, Primiano

Thank you, primiato and socrates.......i think i was success building my system with sopc buider and i allso use PLL to create dependen clock for sdram controler block.... but i mean how can i use languge c to access into sdram controler....... i saw all examlple use verilog HDL to do that......an&#273; as primiato said to me that "do you want to read/write it from a custom ip/design you are developing or do you want to access it from a nios softcore?" so i think i want to access it from a custom IP.....because of your advice:-P if you dont mind you can teach to me about "custom ip/design"... i really need that because :cry:my project have to finish last month... thank evey body so much......

Mmm there is some confusion here: you first state that you want to access SDRAM memory using C, but later you state you want to access from a custom IP. I will try to be more clear, what you need to do is: A) Interface a VHDL/Verilog hardware module you have developed to a SDRAM memory? B) Develop software in C code just like you would do in any microcontroller/microprocessor and take advantage of SDRAM as main program memory?

oh....sorry primiano because im areal beginer....i think i want to create an aplication on my system.....and purpose of it that access into sdram...to read or write data on it.....so can you help me?:cry: but....i dont understand your question... "interface a vhdl/verilog hardware module you have developed to a sdram memory?" i just sturdy about creating an embedded system by Quatus II(use sopc builder), and than write an aplication on it.....and than my teacher asked to me building a system include nios2, memory on chip, jtack uart and sdram controler....than write a nios2 c-language program that write data to sdram chip and reads this data into registers... i have read alot of document......but i dont looking for any thing like that... i hope you can help me.....thank so much....

Please help me ......SDRAM DE2 | Altera Community

11 Replies

Altera_Forum
Honored Contributor
14 years ago
Recently I have came upon these issues you are facing, and believe I can be of some help:

1. Follow this tutorial to integrate the SDRAM memory controller to your NIOS II processor: "Using the SDRAM Memory on Altera’s DE2 Board" (just google it, I can't provide you the link)

2. The SDRAM CLK must have a 3 ns phase delay from the Avalon interface clock. Besides using a PLL with a "-3 ns" delayed output, you must define time constraints accordingly.

3. You can read/write from/to the SDRAM using simple I/O macros, such as:
int val=123; IOWR( SDRAM_BASE, SOME_OFFSET, val ); val = IORD( SDRAM_BASE, SOME_OFFSET);

4. It is also possible to declare variables in the SDRAM because it is memory mapped, just like the internal SRAM memory. I haven't done that yet, but I have read it from a pdf file I found on google.

5. Something I noticed when I was testing the SDRAM is that there are some memory positions at the beginning and at the end of the memory that don't work properly (at least in my DE2 board). So I only use the following range of addresses:
SDRAM_BASE+2048B < range < SDRAM_BASE+8MB-2048B
As you can see I'm only throwing away 2KB (0.025%)... I was able to successfully write to all other memory positions.

Best Regards,
Thomas.

Forum Discussion

Please help me ......SDRAM DE2

11 Replies

Recent Discussions

Ashling RISC Free IDE fails to download ELF file

Dual Port Nios V BSP error

set_output_delay explained for dummies

[Test only]How to verify Agilex 3 in radiation tolerant environment

gdb server problem when debugging