Forum Discussion
Altera_Forum
Honored Contributor
13 years agoIt means that you defined some output ports on your top level verilog file that you didn't connect to anything inside your design.
It means that you defined some output ports on your top level verilog file that you didn't connect to anything inside your design.