Altera_Forum
Honored Contributor
9 years agoOS on Cyclone 5 HPS without hard memory controller
I have a question regarding selecting a chip for a project. The client requests one without a hard memory controller (5CSEB...), but I couldn't find a dev kit with the exact same chip, so I have no choice but to go with one that has a hard memory controller. From what I read in the "Cyclone 5 device overview" datasheet, the hard memory controller is only for the FPGA, the HPS having its own controller. However, the HPS reference manual states that the memory controllers are somehow shared.
My questions are 1. Does the HPS have a hard memory controller of its own? 2. If not, does the chip not having a hard memory controller mean I cannot run an OS that requires one (i.e. Linux), without resorting to adding IP cores to the FPGA? 3. Can I somehow disable/not use the hard memory controller from a chip that has one, so that it will behave the same as the chip the client requests? Thanks