Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

NiosII is slow? Or something I am doing wrong.

Hi all, I am playing with Cyclone II chip. It is custom board and there is ATMEGA16 running at 12MHz and FPGA with master clock 50MHz. FPGA is translating data from internal dualport memory ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

I think the II/f looks significantly faster. The II/e core is _not_ designed for any sort of performance application. It's silly to even attempt it if you know what's happening...one instruction every 6 clock cycles.

Besides, you don't use a softcore for performance reasons. You use it "because it (or the FPGA) is there" or because you want to take advantage of FPGA hardware (RTL) acceleration for your algorithms/protocols/whatever.

Cheers,

--slacker